Verilog Code for Full Adder using Half Adder